Open Access
Subscription Access
VPN Gateways over Network Processors: Implementation and Evaluation
Abstract
Networking applications, such as VPN and content filtering, demand extra computing power in order to meet the throughput requirement nowadays. In addition to pure ASIC solutions, network processor architecture is emerging as an alternative to scale up data-plane processing while retaining design flexibility. This article, rather than proposing new algorithms, illustrates the experience in developing IPSec-based VPN gateways over network processors, and investigates the performance issues. The external benchmarks reveal that the system can reach 45Mbps for IPSec using 3DES algorithm, which improves by 350% compared to single XScale core processor and parallels the throughput of a PIII 1GHz processor. Through the internal benchmarks, we analyze the turnaround times of the main functional blocks, and identify the core processor as the performance bottleneck for both packet forwarding and IPSec processing.
Keywords
VPN; Gateway; Network Processor; Bottleneck; Implementation
Citation Format:
Yi-Neng Lin, Ying-Dar Lin, Yuan-Cheng Lai, Chuan-Hung Lin, "VPN Gateways over Network Processors: Implementation and Evaluation," Journal of Internet Technology, vol. 11, no. 4 , pp. 457-463, Jul. 2010.
Yi-Neng Lin, Ying-Dar Lin, Yuan-Cheng Lai, Chuan-Hung Lin, "VPN Gateways over Network Processors: Implementation and Evaluation," Journal of Internet Technology, vol. 11, no. 4 , pp. 457-463, Jul. 2010.
Full Text:
PDFRefbacks
- There are currently no refbacks.
Published by Executive Committee, Taiwan Academic Network, Ministry of Education, Taipei, Taiwan, R.O.C
JIT Editorial Office, Office of Library and Information Services, National Dong Hwa University
No. 1, Sec. 2, Da Hsueh Rd., Shoufeng, Hualien 974301, Taiwan, R.O.C.
Tel: +886-3-931-7314 E-mail: jit.editorial@gmail.com