Open Access Open Access  Restricted Access Subscription Access

星上固態存儲中高速BCH編解碼器設計

張凱斌(Kai-Bin Zhang),
裴玉奎(Yu-Kui Pei),
陸建華(Jian-Hua Lu),

Abstract


針對宇宙輻射對星上大容量固態記憶體存在單粒子效應,設計並在FPGA(Field Programmable Gate Array)上實現了一種高速率、高效率的BCH碼編解碼器。在編碼器方面,提出了基於展開(unfolding)演算法的8路並行編碼結構,獲得了近800Mbps的吞吐量,硬體資源下降到傳統並行編碼器的1/8;在解碼器方面,繼承了脈動陣列的思想,提出了並行度為8的解碼結構,獲得了260Mbps的吞吐量,解碼延時降為串列結構的1/8。Because of the existing of single-event effects for mass solid state recorder in satellite due to space radiation, a BCH codec is designed and implemented in FPGA (Field Programmable Gate Array) with high speed and high efficiency. On the aspect of encoder, an 8-parallel BCH encoder architecture based on unfolding algorithm is proposed, which achieves the throughput of 800Mbps, while the scale of hardware can be reduced to 1/8 of that with the traditional serial encoder architecture; on the aspect of decoder, an 8-parallel decoder architecture inheriting the basic idea of systolic array is proposed to achieve the throughput of 260Mbps, while the decoding latency can be reduced to 1/8 comparing with the traditional serial decoder architecture.

Keywords


固態記憶體; BCH; 展開演算法; 脈動陣列; 修正eculid演算法; State Solid recorder SSR; BCH; Unfolding Algorithm; Systolic Array; Modified Euclid Algorithm

Citation Format:
張凱斌(Kai-Bin Zhang), 裴玉奎(Yu-Kui Pei), 陸建華(Jian-Hua Lu), "星上固態存儲中高速BCH編解碼器設計," Journal of Internet Technology, vol. 9, no. 5 , pp. 393-397, Dec. 2008.

Full Text:

PDF

Refbacks

  • There are currently no refbacks.





Published by Executive Committee, Taiwan Academic Network, Ministry of Education, Taipei, Taiwan, R.O.C
JIT Editorial Office, Office of Library and Information Services, National Dong Hwa University
No. 1, Sec. 2, Da Hsueh Rd., Shoufeng, Hualien 974301, Taiwan, R.O.C.
Tel: +886-3-931-7314  E-mail: jit.editorial@gmail.com