![Open Access](https://jit.ndhu.edu.tw/lib/pkp/templates/images/icons/fulltext_open_medium.gif)
![Restricted Access](https://jit.ndhu.edu.tw/lib/pkp/templates/images/icons/fulltext_restricted_medium.gif)
Design and Implementation of Fair Queueing Algorithms for Packet Switches
Abstract
With the growing use of the Internet, the network has evolved into a modem infrastructure. Many types of applications, such as voice, video, multimedia, and interactive video conferencing, need the Internet to provide integrated services. Therefore, these applications often require a quality of service (QoS) guarantee for network services. In this paper, we present VLSI designs of the scheduling algorithms, self-clocked fair queueing (SCFQ) and fast weighted fair queueing (FWFQ), respectively, for packet switches. Both designs provide QoS guarantees in cell-based (e.g. ATM) and packet-based (e.g. IP packet) networks. We compare these two designs with respect to their performance and hardware cost.
Keywords
QoS; fair queueing; packet switch; cell-based network; ATM
Citation Format:
Chia-Ming Wu, Hsin-Chou Chi, Wen-Pin Hsu, "Design and Implementation of Fair Queueing Algorithms for Packet Switches," Journal of Internet Technology, vol. 8, no. 3 , pp. 359-364, Jul. 2007.
Chia-Ming Wu, Hsin-Chou Chi, Wen-Pin Hsu, "Design and Implementation of Fair Queueing Algorithms for Packet Switches," Journal of Internet Technology, vol. 8, no. 3 , pp. 359-364, Jul. 2007.
Refbacks
- There are currently no refbacks.
Published by Executive Committee, Taiwan Academic Network, Ministry of Education, Taipei, Taiwan, R.O.C
JIT Editorial Office, Office of Library and Information Services, National Dong Hwa University
No. 1, Sec. 2, Da Hsueh Rd., Shoufeng, Hualien 974301, Taiwan, R.O.C.
Tel: +886-3-931-7314 E-mail: jit.editorial@gmail.com